The following waveforms show the behavior of altpll megafunction for the chosen set of parameters in design ADC_PLL.tdf. The design ADC_PLL.tdf has Cyclone III Fast pll configured in NORMAL mode The primary clock input to the PLL is INCLK0, with clock period 20000 ps.